The embedded Nonvolatile Memories (eNVM) technologies offer in-system re-programmability along with low voltage (LV), low power (LP), noise reduction, more reliable, and reduced system cost while maintain high speed, high density system performance over other NVM that including stand-alone Flash memory. The extent of market opportunity is driven by product cost. Manufacturability is the primary concern, rather than mere cell-size scalability. The design simplicity with integration compatibility of the logic core process to the additional NVM flow is a key factor when choosing memory cell. In this paper we will review different NVM concepts including cell design, from ROM to Flash, and to non-Si based memories and their applications in support of the diverse and emerging consumer market.
Introduction
eNVM typically consist of ROM (Read Only Memory), EPROM (Electrical Programmable ROM), EEPROM (Electrical Erasable PROM), and Flash EEPROM of Si-based memories, and non-Si-based emerging memories such as FeRAM, MRAM or PCRAM. Referred to as Si-based charge-trapping devices, its principle is to shift the transistor threshold voltage by adding electrons (-Q, high Vt state), remove charges (neutral state), or adding holes (+Q, low Vt state) from the storage node FG as illustrated in Fig.1 . Non-Si-based memory cell does not depend on charge, i.e. Ferroelectric is based on polarization of crystal that creates hysteresis, as illustrated in Fig.8 . eNVM offers broad areas of applications for MCU (microcontroller) in Automotive, Mobility, and Security markets with key advantages such as dense board designs with reduced number of parts, reduced system costs, reduced noise, higher system speed due to fast code access, in-system on-board re-programmability of code and data storage, lower power dissipation, improved reliability, and real-time control application. Fig.2 shows an example of 32b MCU products.
Requirements
General products requirements consist of faster access time to match the on-chip high performance core logic. Majorities are random read access, and no access degradation due to variable on-chip memory complexities. Variable modules are organized x8, x16, and x32 with tolerable memory module overhead. Most products used on-chip state machine since memory module does not depend on MCU. For Mobility market the eNVM must be LV/LP capability. Most chips require high precision high voltage (HV) regulators and efficient HV generators compatible with host-logic base process without disrupting the logic design rules and electrical parameters. Products in consumer market must be compatible to process simplicity with competitive cost advantage. Redundancy is only in high end MCU with dense memories. Reliability concern must be resolved with design-in test such as error code correction (ECC). Fig.3a illustrates the simplest concept of ROM which consist of a one-transistor cell, program either by channel Vt implant or some sort of fuse solutions. The content is stored or programmed at the IC manufacturing plant; hence, it does not offer re-programmability. But it offers smallest cell size of 8F 2 (2Fx4F, where F is the minimum feature size). FG approach is to place a floating gate above the transistor channel area to offer flexibility (Fig.3b) . Typical cell size is greater than 12F 2 (3Fx4F) in which the lateral dimension needs extra 1F in bitline to add capacitive-coupling between control gate CG-to-FG. Any charge stored on the FG node shifts the transistor threshold. Obvious conflicting requirements exist on this type of cell concept: a reliable charge transport mechanism through the gate dielectrics, and reliable charge storage in the same dielectrics. EPROM was first introduced by Frohman-Bentchkowsky and mass-produced in 1971 as FAMOS (Floating gate Avalanche-injection MOS) [1] . Its charge transport employs channel hot-electron (CHE) injection from avalanche plasma in the drain region underneath the gate for programming (electron stored in FG, high Vt state, Fig.4b ) from neutral state (Fig.4a) . Endurance is limited to few cycles due to CHE degradation in tunnel oxide. EPROM is a step above ROM to offer flexibility to change charge, but not in-system. Typical UV exposure time takes 20min with dielectric thickness over 30nm to prevent hot electron damage. Next is in-system re-programming Electrical Erasability PROM by Fowler-Nordheim (FN) tunneling [2] , the mechanism that allows electron transport at high field while retent a high barrier at low field for charge retention (Fig.4c ).
NVM Cell Concepts
Floating Gate (FG) Memories FG cell technology falls into two categories: planar and non-planar. In planar case, the electric injection field is slightly above the Tunnel oxide (Tox) field. Examples are Flash EPROM, EEPROM in which electrons transport by FN tunneling through the thin Tox ~100Å oxide. In non-planar case, known as textured poly device, the electric injection field is much greater than the Tox field. The e-field is enhanced by the surface topography on the cathode, which bends the oxide conduction band for electron tunneling at low field. Examples are poly-poly tunneling of SST cell (Fig.5a) [3] . Typical oxide thickness is in the range of 200-350Å. Flash EEPROM (byte programmability and block/sector erase) can be classified by programming: CHE injection and FN tunneling. In CHE injection the cell is known as SIMOS (Stacked gate Injection MOS). The smallest cell is the 1T structure (Fig.4b ) such as ETOX TM [4] (EPROM Tunnel OXide) with asymmetric S/D junction. The abrupt drain junction is optimized for CHE programming while the graded source region is intended for source-erase type [5] with FN tunneling. This type of cell is usually small but often requires complicated 2-step erase algorithm [6] to control Vt distribution with added circuitry. The split-gate (SG) 1.5T structure (SCSG of Fig.5b ) is a relax cell in series with an enhancement transistor to offer design simplicity for over-erase Vt control without complicated algorithm or erase scheme [7] . The series transistor ensures a high immunity to drain turn-on, and put a limit on the minimum L eff of the NVM transistor. It also improves source-drain punch-through (PT) problems. Triple-poly structure with Source-Side Injection (SSI, Fig.5c ) is designed to reduce programming current by 10x to few μA for LP applications [8] . In FN tunneling the cell is referred to as FLOTOX (FLOating gate Thin Oxide, Fig.5d ), where the tunneling area is a small thin oxide region over the drain. A variation to incorporate thin oxide over the entire FG transistor channel area creates alternative memory cells with improved performance. This type of NVM cells is called FETMOS (FG Electron Tunneling MOS). The device structure is 1T cell and is further divided into different memory organizations such as NAND (Fig.6a ) [9] , NOR ( Fig.6b) , AND ( Fig.6c ) [10] , and other combinations for high density, LP applications. 2T cell ( Fig.6d ) with a select transistor for byte-addressable function [11] is excellent choice for embedded applications without complicated algorithm or overhead peripheral circuitry for Vt control and still offer LP compatibility with FN tunneling W/E operations.
Non-Floating Gate Memories
MNOS (metal-nitride-oxide-silicon) is the first non-FG device that stored charges in discrete traps in the nitride layer [12] . SONOS (Silicon-Oxide-Nitride-Oxide, Fig.7 ) is the improved MNOS device to inhibit gate injection and to block charges injected from the top oxide-nitride interface, resulting in a higher trapping efficiency and more reliable memory cell. The device can be programmed by FN tunneling [13] or CHE injection [NROM, 14] or SSI [SPIN, 15] , and erased by hot hole injection. The key advantage is the FG elimination; thus reduce process complexity and compatible to most single polysilicon CMOS manufacture. The cell size is reduced to 8F 2 by elimination of 1F from the gate coupling regions.
Emerging memories (FeRAM, MRAM, PCRAM)
Non-Si-based memories that offer alternate NVM solution whose operation is based on resistive effect and reading the stored data by sensing a change in resistance value. Key advantages over conventional Si-based NVM are in read/write speed in ns and extended rewrite endurance cycles to 10 12 -10 15 ranges with low program voltages. Some may offer opportunity to build up "universal memories" of NVM + SRAM + DRAM within the same memory, ideally for system-on-chip (SoC) applications.
FeRAM (Ferro-electric RAM) operation is based on non-linear dielectric crystals. Lattice displacements of atoms induce a polarization of the crystal under an external E-field and to remain polarized after the field removal. The polarization can be reversed by applying an opposite polarity field. Thus, a nonvolatile capacitor is obtained in which stored information is based on polarization state rather than on stored charge [16] . If a read voltage is applied to the capacitor of polarity opposite to the previous write voltage, the polarization state will switch to cause electrical hysteresis, giving rise to a large displacement current that sensed by Sense Amplifier (Figs.8-9 ). Top two of today's most important
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Ferroelectrics materials are Strontium Bismuth Tantalate (SBT) and Lead Zirconate Titanate (PZT).
MRAM is composed of a transistor and two magnetic layers (a fixed-orientation layer and a free magnetic layer) separated by thin tunnel barrier < 2nm (Fig.8) . Data is written when the free layer is reversed by changing the magnetic orientation induced by currents through BL (bitline) and WL (wordline). High ~1mA of current per cell is required for the cell switching [17] .
Newly developed Spin-transfer-torque STT-MRAM [18] uses the magnetization of the spinning electron to change the magnetization of the MRAM bit cell by momentum transfer. A stream of spin-polarized electrons flow through the free layer, caused the free layer to polarize either spin up or down pending flow direction; thus eliminate the need to run current through the BL, reduce power by 100x and potential to smaller cell size.
Phase Change occurs within a chalcogenide layer that has a meta-stable glassy (amorphous, high R) structural state and a stable polycrystalline (low R) structural state (Fig.8) . PCM exploits electrical differences between these two states to store data. The speed at which it is allowed to cool determines whether it will crystallize (conductive) or remain amorphous (nonconductive). Switching occurs by applying current pulses to melt the PCM materials which change the layer phase [19] .
Process Issues
A double-polysilicon stacked gate CMOS process is needed to fabricate NVMs. The first poly is used as FG with the second poly as CG. A high quality thin Tox is formed between FG and Si with junctions overlaps the gate edge to reduce substrate current. Post-gate poly process can significantly affect the quality of the thin Tox due to the post-annealing temperature. Local oxide thinning and oxide surface roughness at the poly/oxide interface are too influenced by post-gate temperature treatment. They are the direct consequence of the grain growth of the poly gate and viscous flow of the oxide, which are enhanced with rising annealing temperature and time. In addition, poly gate doping level and species play a major role in local variation of tunneling current. Stacked O-N-O interpoly dielectrics are formed between FG and CG to insulate FG from electron leakage or to block holes injection from CG. Typical thickness is in the scaling range of 120-150Å [20] . A high selective gate etch is another key process development to achieve robust manufacturability. The double-polysilicon self-aligned (SA) stacked-gate structure requires a high precision anisotropic dry etching process, new to most wafer manufacture [21] . It etches through the CG-ONO-FG stacked structure and stop at thin Tox to avoid Si damage from etching. Well formation is critical that requires MeV implanter to form N-band region that isolate array P-well from the P-type substrate. For 0.25μm and below, shallow trench isolation (STI) process or modified scheme with more rounded corner is common practice among the industry. HV module is formed with dual gate oxide (DGO), conventional resist patterning and wet etch, with gate oxide thickness in the range of 125-250Å, pending on the cell type. Fig.10 shows the cross-section along the WL and the BL directions [22] that best illustrate many process issues such as gate oxide thinning around STI or FG corner, STI oxide thinning through the stacked gate cell, general oxide qualities, poly doping, and others [23] . Emerging memories present contamination issues when introduce new materials to conventional CMOS manufacturing, different electrodes in Pt, Ir, Ru and their barriers that are critical to integration, polycrystalline thin film and its properties that are a function of morphology, stochiometry, and thickness. The process must be compatible with Cu metallization, ILD, forming gas and other BEOL processing steps.
Challenges of Embedded NVMs
Several process approaches have been discussed with the main stream is either stand-alone approach for low cost and simplifies process modules development, or logic based approach for high performance and simplifies design reuse. The challenge for logic based is the integration of HV transistors (DGO) and Flash cells (Tox and ONO dielectrics) and the additional thermal budget that pleases the NVM reliability but nightmare for logic transistor design of maintaining the same transistors characteristics.
Logic based process must use modular approach for compatibility of core logic and embedded memory process [22] . The challenge for stand-alone is how to convert the single gate oxide, buried P-channel transistors, and polycide process to high performance DGO, dual work function salicide process for the high speed peripheral circuitry that is required by the system design. Other issues are modeling of aging device effects, Spice simulations, general CAD and analog circuit support , 34 (1) 3-8 (2011) The issues are wide open that include topics such as Tox defect density and burn-in screening, ONO trapping density, cell design, endurance, retention, stress induced (dielectrics) leakage current (SILC) through trap center after endurance, charge induced dielectric breakdown and others. Tox inline monitor is to exclude the extrinsic defect density after deposition in addition to wafer level reliability (WLR) at the end of process. WLR includes traditional TDDB on special test structures, in addition to endurance and retention tests on actual product macros through random sample selection by number of wafers and number of lots per week. Recent improvement of Tox with nitridation of the preoxide to form N 2 O oxynitride can improve endurance characteristics well beyond 10 5 cycle's range [24] . Data retention is lost of stored information due to FG charge leakage. Typically below 1V charge loss requires less than 1 electron per day of leakage. Endurance is hard bit fails due to repeat operations of write-read-erase. Program disturbs as in Fig.6b cause adjacent cell high leakage along the same BL, resulting in read error if initial Vt-state is low, short channel effect, punch-through, or create hot hole injection.
Reliability Issues
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BEOL processing issues of multi-level metallization (MLM), Cu wire, HDP oxide, low K dielectric, and how in dealing with the cell endurance have just begun. Electrostatic charging of the WL, boron density of BPSG and hydrogen content of IMD all has reliability effects on the cell retention. Hydrogen killer effects extend into Ferroelectrics materials as well Most semiconductor components are tested by voltage and temperature acceleration assuming some level of activation. NVM has the same reliability problems and follows the same acceleration. The "classical" burn-in screening is by high temperature acceleration such as 150°C to exclude the hard bit fails. Soft fails are the abnormal "moving bits" that screen with lower temperature such as below 80°C [22] . Other issues include erratic bits, endurance fails, and program disturbs. The work-around solutions to aid process reliability with soft fails are the implementation of design-in tests such as ECC, recovery algorithms or on-chip failure corrections.
Embedded NVM Module Design and Test Challenge
Several key areas of design must enter into considerations. Array architecture is the number one priority that include program or erase disturbs, high performance and low stand-by power, erase block size variations, unit block design flexible for different array size implementations, and chip area optimization. Several analog blocks of designs are the basis for memory: sense amplifier and reference circuits, WL and BL drivers and decoders, global control and glue logic for bus interface, charge pumps and DC power system, high voltage circuits and level shifters [25] .
Issues are cost concern that embedded NVM must be tested along with high speed logics using a high speed tester that is more expensive and less efficient for NVM than a specialized memory tester. Test cost for embedded NVM can be a significant portion of the device cost. The test time could be reduced through the write time reduction such as design for multiple-word or page mode programming, or simultaneous program of multiple NVM modules on-chip. A highly reliable process and a robust design can lead to significant tests required. Use of on-board CPU and RAM to perform self-test and other tasks can reduce test code development [26] .
Conclusion
We have shown that embedded NVM offer performance, cost advantages and more robust system solutions over stand-alone NVM. MCU with eNVMs will gain market share while stand-alone will have difficulty to match performance. There are different NVM concepts (ROM...Flash) established. The applications define the most practicable one. The extent of market opportunity is driven by product cost. The parts are expected to operate at -40°C and extend to 125°C, suitable for a wide range of automotive, Mobility, and Security products. For most applications, manufacturability for eNVM is the primary concern, not cell size, followed by ease of design solutions and test methodologies. Emerging memories is extremely interesting; however, they also have higher new materials costs. 
